summaryrefslogtreecommitdiff
path: root/deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm
diff options
context:
space:
mode:
authorSam Roberts <vieuxtech@gmail.com>2019-02-26 12:25:11 -0800
committerSam Roberts <vieuxtech@gmail.com>2019-03-05 08:40:38 -0800
commitc8d9ea4439e258a1983579100618bed70b2d524a (patch)
tree6eea3e70646be32633e1f8b4887c651974da922c /deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm
parent6df7bd6c3b5e95328034d397784bed184508bf85 (diff)
downloadandroid-node-v8-c8d9ea4439e258a1983579100618bed70b2d524a.tar.gz
android-node-v8-c8d9ea4439e258a1983579100618bed70b2d524a.tar.bz2
android-node-v8-c8d9ea4439e258a1983579100618bed70b2d524a.zip
deps: update archs files for OpenSSL-1.1.1b
`cd deps/openssl/config; make` updates all archs dependant files. PR-URL: https://github.com/nodejs/node/pull/26327 Reviewed-By: Gireesh Punathil <gpunathi@in.ibm.com> Reviewed-By: Michael Dawson <michael_dawson@ca.ibm.com> Reviewed-By: Ben Noordhuis <info@bnoordhuis.nl>
Diffstat (limited to 'deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm')
-rw-r--r--deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm6
1 files changed, 6 insertions, 0 deletions
diff --git a/deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm b/deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm
index 02a518607d..f854d1783d 100644
--- a/deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm
+++ b/deps/openssl/config/archs/VC-WIN64A/asm_avx2/crypto/bn/rsaz-avx2.asm
@@ -1290,6 +1290,7 @@ global rsaz_1024_red2norm_avx2
ALIGN 32
rsaz_1024_red2norm_avx2:
+
sub rdx,-128
xor rax,rax
mov r8,QWORD[((-128))+rdx]
@@ -1483,10 +1484,12 @@ rsaz_1024_red2norm_avx2:
DB 0F3h,0C3h ;repret
+
global rsaz_1024_norm2red_avx2
ALIGN 32
rsaz_1024_norm2red_avx2:
+
sub rcx,-128
mov r8,QWORD[rdx]
mov eax,0x1fffffff
@@ -1640,10 +1643,12 @@ rsaz_1024_norm2red_avx2:
mov QWORD[184+rcx],r8
DB 0F3h,0C3h ;repret
+
global rsaz_1024_scatter5_avx2
ALIGN 32
rsaz_1024_scatter5_avx2:
+
vzeroupper
vmovdqu ymm5,YMMWORD[$L$scatter_permd]
shl r8d,4
@@ -1665,6 +1670,7 @@ $L$oop_scatter_1024:
DB 0F3h,0C3h ;repret
+
global rsaz_1024_gather5_avx2
ALIGN 32